

PATENT NUMBER

## U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

**SCANNED**

### Q.A.

27

**L**

APPLICATION NO. 09/919372	CONT/PRIOR D	CLASS 114 Z13	SUBCLASS 798	ART UNIT 2182	EXAMINER Chung
------------------------------	-----------------	---------------------	-----------------	------------------	-------------------

## APPLICANTS

Vadim Gutnik  
Anantha Chandrakasan

# FILE

Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals:

PTO-2040  
12/99

## ISSUING CLASSIFICATION

[illegible]

<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>	<b>DRAWINGS</b>			<b>CLAIMS ALLOWED</b>	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)			<b>NOTICE OF ALLOWANCE MAILED</b>	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____					
				<b>ISSUE FEE</b>	
	_____ (Primary Examiner) (Date)			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.				<b>ISSUE BATCH NUMBER</b>	
	_____ (Legal Instruments Examiner) (Date)				

**WARNING:**

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A  
(Rev. 6/89)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM  
(Attached in pocket on right inside flap)

**BEST AVAILABLE COPY**

(FACE)